verilog if-statement using register

Is there a difference between the following IF-statements?

reg SRR_read;

1:

if (SRR_read == 1'b1) begin
....
end

2:

if (SRR_read) begin
....
end

Thanks alot !