How does "if" work with registers in verilog?

a = reg[3:0]. what values of "a" return true in: "if(a)"?. which cell of the register a does the "if" check in the previous format?. Does it return 0 only for a=0000 or are there other values for a that make if(a)=0?.