differences in IF statement style in VHDL

what is best between these two IF statement implementation:

IF ( A and B) THEN
  ...
ELSIF ( A ) THEN -- implying B is zero
  ...
END IF;

and this

IF ( A ) THEN
  IF ( B ) THEN
    ...
  ELSE
    ...
  END IF;
END IF;